



STM8S ***Standard*** ***Peripherals***

May 2009

STM8S Technical Training

The purpose of this part is :

- To present you all the standard peripheral set, containing:
 - GPIO
 - ADC
 - Timers
- To focus on the new functionalities comparing to ST7

- At the end of this chapter you will be able to
 - Use GPIO, ADC and Timer
 - List all the features of standard peripherals
 - Configure peripherals according to your needs

STM8S General Purpose I/Os


- 70 multifunction bi-directional I/O ports for the 80 pin package
 - Up to 70 Standard I/Os (3mA drive and 8mA for High-sink capable I/Os)
 - Up to 16 analog inputs
 - Up to 38 I/Os can be set-up as external interrupts including TLI (with sensitivity selection)
 - Up to 37 with wake-up capability
- All Standard I/Os are shared in 9 ports (GPIOA..GPIOI)
- Individually configurable (Direction, configuration, ext. int., slope ...)
- Separate registers for data input and output
 - Allowing bit handling on the GPIO register

- Highly robust I/O design, immune against current injection
- some I/Os with 10 MHz toggling frequency capability
 - with output slope control for EMC noise reduction
- Alternate Functions pins (like USARTx, TIMx, I2Cx, SPIx, CAN, ...)

GPIO Configuration Modes



Configuration Mode	DDR	CR1	CR2 / ADCTDR
Analog Input	0	0	CR2 = 0 ADCTDR = 1
Input floating	0	0	With interrupt capability if set
Input Pull-up	0	1	
Open-drain output	1	0	Speed limited to 10MHz if set
Push-pull Output	1	1	
True Open-drain	1	X	X



GPIO Configuration Modes




NEW

To On-chip Peripherals
Alternate Function Input

NEW

Only on I2C I/Os

Configuration Mode	DDR	CR1	CR2 / ADCTDR
Analog Input	0	0	CR2 = 0 ADCTDR = 1
Input floating	0	0	With interrupt capability if set
Input Pull-up	0	1	
Open-drain output	1	0	Speed limited to 10MHz if set
Push-pull Output	1	1	
True Open-drain	1	X	X



- A/D conversion
 - Each pin used by the ADC cell must be configured as floating input (i.e. without pull-up resistors) before activating the analog input mode (which is the usual default state)
- Alternate function
 - A signal coming from an on-chip peripheral can be output on a port. In this case, the I/O is automatically configured in output mode through Px_DDR
 - A signal coming from an I/O can be an input to an on-chip peripheral. In this case, it must be configured according to the peripheral.

WARNING

Peripherals do not modify the complete I/O configuration: Px_CR1 registers are not forced by hardware

YOU NEED TO MANAGE Px_CR1 BY SOFTWARE


- Open Drain Outputs can be used for bus driving where several devices are connected on the same line (to avoid conflicts: lines can be pulled low or in high impedance) .
- I/Os can be wired together in parallel to increase current drive capability
- Voltages driving an Analog Input should always stay within the absolute maximum ratings ($V_{ss}-0.3V$ to $V_{dd}+0.3V$)
- Pull-up resistors typically 45kOhm

- What is the equivalent name of the ST7 option register (OR)?
- How to enable the external interrupt on STM8 ?
- What is the use of limiting the transition slope when GPIO is configured in output ?
- Which instruction can be now used on Px_ODR and should not be used on ST7 DR register ?


R

STM8S ADC


- Two type of ADCs, ADC1 and ADC2 - check your datasheet
- Common features
 - 10 bit resolution
 - 16 multiplexed input channels
 - Conversion time 3.5 μ s min
 - ADC clock range: 1 to 4 MHz
 - Input range $V_{ref-} < V_{in} < V_{ref+}$
 - V_{ref-} range 0 to 0.5V; V_{ref+} range 2.75 to V_{dda}
 - External trigger and timer trigger selection
 - Single or continuous conversion modes
 - End of conversion interrupt
 - Data alignment – left and right
 - Clock prescaling




- Some features are available only on ADC1
 - Scan mode
 - single scan
 - continuous scan
 - Buffered continuous mode
 - Overrun flag
 - Analog watchdog 10 channels, 10 bits
 - low and high thresholds
 - Analog watchdog interrupt




Block Diagram




- Single




- Continuous



- **Scan mode**




- **Buffered continuous mode**



Clock Setting and Data Alignment



– Clock prescaler



– Data Alignment

RIGHT Alignment



ADC_DRH



ADC_DRL

LEFT Alignment




ADC_DRH



ADC_DRL


- 10 analog watchdog channels
- Independently programmable Low and High threshold for each channels
- Dedicated analog watchdog interrupt
- Enable for single conversion or non-buffered continuous conversion modes




Channel Selection

Conversion on External Trigger

Schmitt Trigger Selection



Analog zooming



- What is the max clock frequency for ADC and what is the conversion time for maximum ADC clock?
- How can you trigger an analog conversion ?
- How should be configured the I/O which is used as ADC input channel?

STM8S TIMER PERIPHERALS


The STM8S device embeds 4 timer

- Timer 1 – 16 bit, 4 channels, Motor Control timer
- Timer 2,3 – 16 bit, 3,2 channels, General Purpose timers
- Timer 4 – 8 bit, 0 channels, System timer

Timer	Counter resolution	Counter type	Prescaler factor	Channels	Complementary outputs	Repetition counter	External trigger input	External break input
TIM1	16-bit	Up/down	Any integer from 1 to 65536	4	3	Yes	1	1
TIM2		Up	Any power of 2 from 1 to 32768	3	None	No	0	0
TIM3				2				
TIM4	8-bit		Any power of 2 from 1 to 128	0				

- **16-bit Counter**
 - Up, down and centered (up&down) counting modes
 - Auto Reload
 - Programmable prescaler
 - Repetition counter
- **4 x 16 bit Channels**
 - Input Capture, PWM Input Capture
 - Output Compare, PWM outputs (edge or center-aligned)
 - One pulse mode output
 - Complementary outputs & Dead time, Forced output mode
 - *Encoder interface, Hall Sensors interface (MC)*
- **Synchronization**
 - Reset, Triggered or Gated modes
 - Break input
- **Interrupts & Update Event**
 - Counter overflow / underflow
 - Counter initialization
 - Trigger, Break, Commutation
 - Input capture, Output compare


General Block Diagram




Block Diagram Details




Clock/Trigger Controller



Time Base Unit



Capture/Compare Array




Input Stage

Capture Compare Stage

Output Stage

Time Base Unit: Block diagram



- **Notes**

- UEV - Update Event
- OPM - One Pulse Mode
- CEN - Counter Enable
- UG - Update Generation
- UDIS – Update Disable
- ARPE – Autoreload Preload Enable
- DIR - Direction

Time Base Unit: Update Event (UEV)

The Update Event is used to trigger the transfer from the preload registers to shadow registers

- **Registers with shadow:**

- Prescaler
- Auto Reload
- Capture Compare (in Capture Compare Array)
- Repetition Counter

- **Update Event is generated:**


- on overflow or underflow event
- when the counter is reinitialized
 - by software
 - by a trigger event

Time Base Unit: Counter Modes




EDGE-ALIGNED

✓ Up counting mode




✓ Down counting mode



CENTER-ALIGNED

✓ Center-aligned mode



- **Clock selection**


- Internal clock (fMASTER)
- External Timer Input pins, 1 & 2
- External Timer Trigger input

- **Clock Trigger Modes:**

- Trigger
- Gated
- Reset

- **Notes**

- UEV - Update Event
- OPM - One Pulse Mode
- CEN - Counter Enable
- UG - Update Generation




Trigger Controller


- **Trigger Input**

- ETR
- TI1
- TI2


TRIGGER SELECTION BLOCK



EXTERNAL TRIGGER INPUT BLOCK




MASTER MODE SELECTION BLOCK



- **Trigger Output (ADC)**

- Update Generation
- Counter Enable
- Update Event
- Compare Pulse


Capture/Compare Array: Register Stage



- Notes**

- UEV - Update Event
- CC1E – Capture Enable
- CC1G – Capture Generation
- OC1PE – Preload Enable
- CCRx – Capture/Compare Register

Capture/Compare Array: Input Stage



- Filtering
- Edge Detection
- Trigger selection
- Capture Selection
- Dividing

Input capture registers are used to latch the value of the counter after a transition detected by the corresponding Input Capture pin.


- Configure:
 - Source
 - Filter duration
 - Polarity selection
 - Edge Detection
 - Divider



PWM Input Mode

Enables the measurement of the **period** and the **pulse width**


- **Rising edge:** resets the counter and capture period
- **Falling edge:** capture duty cycle



Capture/Compare Array: Output Stage




- Output Compare Clear
- Output Compare Mode
- Dead Time
- Polarity
- Output State and Enable



Output Compare Mode

Used to control an **output waveform** or indicate when a period of **time has elapsed**.

- When a **match** is found between the **Compare register** and the **counter**, the output pin can be programmed as:
 - Set
 - Reset
 - Toggle
 - Remain unchanged
- Generates an interrupt
- Output Compare register update can be configured as:
 - Immediate
 - On update event (Auto-reload update)




PWM Modes




Generate independent signals with programmable frequency and a duty cycle

- Auto-reload register (ARR) define
 - the PWM period in Edge-Aligned mode
 - Half PWM period in Center-Aligned mode
- Each PWM channel has a capture compare register (CCR) to define the duty cycle


Edge-Aligned Up counting mode



Edge-Aligned Down counting mode




Center-aligned mode



Generate a pulse with a programmable **length** after a programmable **delay** as response to a stimulus

- **Delay** defined by Output Compare register value
 - **Length** defined by the difference between Auto Reload register value and Compare value
- There are two One Pulse Modes
 - Single Pulse
 - Repetitive Pulse - defined by repetition counter





- **When a break occurs**
 - Main Output Enable is cleared - outputs are put to **programmable save state** even MCU oscillator is off
 - The break status flag is set and an interrupt can be generated
- **The break is generated by**
 - Hardware - input which has a programmable polarity
- **Automatic Output Enable**
 - If the Automatic Output Enable (AOE) is set, the MOE bit is automatically set again at the next update event UEV
 - This can be used to perform a **regulation**.
 - If the AOE is Reset, the MOE remains low until you write it to '1' again
 - It can be used for **security**. The break input can be connected to an alarm from power drivers, thermal sensors or any security components.
- **Break Safeguard Circuit**
 - Write protection to freeze break configuration
 - 3 levels of protection

- **This mode allows**


- Outputs two complementary signals for each three channels.
- Polarity can be selected independently
- Manage the dead-time between the switching-off and the switching-on instants of the outputs.

- Reference waveform OCx_{REF} generates 2 outputs OCx and $OCxN$ for the three channels.

- OCx rising edge is delayed to **reference rising** edge
- $OCxN$ rising edge is delayed to **reference falling** edge





Output Control with Break




Control bits					Output states	
MOE bit	OSSI bit	OSSR bit	CCxE bit	CCxNE bit	OCx output state	OCxN output state
1	X	0	0	0	Output Disabled (not driven by the timer)	Output Disabled (not driven by the timer)
		0	0	1	Output Disabled (not driven by the timer)	OCxREF + Polarity OCxN=OCxREF xor CCxNP
		0	1	0	OCxREF + Polarity OCx=OCxREF xor CCxP	Output Disabled (not driven by the timer)
		0	1	1	OCREF + Polarity + dead-time	Complementary to OCREF (not OCREF) + Polarity + dead-time
		1	0	0	Output Disabled (not driven by the timer)	Output Disabled (not driven by the timer)
		1	0	1	Off-State (output enabled with inactive state) OCx=CCxP	OCxREF + Polarity OCxN=OCxREF xor CCxNP
		1	1	0	OCxREF + Polarity OCx=OCxREF xor CCxP	Off-State (output enabled with inactive state) OCxN=CCxNP
		1	1	1	OCREF + Polarity + dead-time	Complementary to OCREF (not OCREF) + Polarity + dead-time
0	0	X	0	0	Output Disabled (not driven by the timer)	
	0		0	1		
	0		1	0		
	0		1	1		
	1		0	0	Off-State (output enabled with inactive state) Asynchronously: OCx=CCxP, OCxN=CCxNP Then if the clock is present: OCx=OISx and OCxN=OISxN after a dead-time, assuming that OISx and OISxN don't correspond to OCx and OCxN both to active state	
	1		0	1		
	1		1	0		
	1		1	1		


- ❏ The **two inputs** TI1 and TI2 are used to interface to an incremental encoder **without** external interface **logic**.
- ❏ The sequence of transitions of the two inputs is evaluated and generates **count pulses** as well as the **direction** signal by hardware accordingly.
- ❏ The counter provides information on the current **position** and DIR control bit provides information on the encoder **direction**.
- ❏ The encoder output which indicates the mechanical **zero position**, may be connected to an external interrupt and can trig a counter reset.



- **16-bit Counter**
 - Up counting modes
 - Auto Reload
 - Programmable prescaler
- **2-3 x 16 bit Channel**
 - Input Capture
 - Output Compare
 - PWM (edge -aligned)
 - One pulse mode output
 - Forced output mode
- **Interrupts & Update Event**
 - Counter initialization
 - Input capture, Output compare



- **8-bit Counter**
 - Up counting mode
 - Auto Reload
 - Programmable prescaler
- **Update Event & Interrupts**
 - Counter initialization



- Up to how many TIM timers are available in the STM8 device?
- How many pins on the product are implemented per channel?
- What are the main counter clock sources?
- What can I measure with PWM input mode?

- RM0016 STM8S Reference Manual
- AN2658 Using ADC of STM8
- AN2719 Precision improvement of the STM8 ADC
- UM0709 STM8/128-MCKIT motor control starter kit

CONFIDENTIALITY OBLIGATIONS:

THIS DOCUMENT CONTAINS SENSITIVE INFORMATION.

IT IS CLASSIFIED "MICROCONTROLLERS, MEMORIES & SECURE MCUs (MMS) RESTRICTED AND ITS DISTRIBUTION IS SUBMITTED TO ST/MMS AUTHORIZATION

AT ALL TIMES YOU SHOULD COMPLY WITH THE FOLLOWING SECURITY RULES:

- DO NOT COPY OR REPRODUCE ALL OR PART OF THIS DOCUMENT
- KEEP THIS DOCUMENT LOCKED AWAY
- FURTHER COPIES CAN BE PROVIDED ON A "NEED TO KNOW BASIS", PLEASE CONTACT YOUR LOCAL ST SALES OFFICE OR DOCUMENT WRITTER.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
All other names are the property of their respective owners

© 2015 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com